Firming Up HardCaml

HardCaml was introduced by Andy Ray last year as a way to write RTL hardware descriptions. An OCaml Labs intern, Chaitanya Mangla, spent some time working with HardCaml to go from OCaml code to RTL descriptions to actual FPGA device.

His detailed experiences are recorded in his GitHub repo, and we’ve extracted from that to create the Wiki page in the hope that it can be extended and updated over time. Please do take a look, and add any experiences or further details targeting different hardware platforms.

Related Posts

Author | Gemma Gordon

Gemma is the Operations Director for the OCaml Labs group in the Cambridge Computer Laboratory, and covers day-to-day management, investigates funding opportunities and organises events.